Abstract-This paper describes a dual-mode digitallycontrolled buck converter IC for cellular phone applications. An architecture employing internal power management is introduced to ensure voltage compatibility between a singlecell lithium-ion battery voltage and a low voltage integrated circuit technology. Special purpose analog and digital interface elements are developed. These include a ring-oscillator based ADC (ring-ADC), which is nearly entirely synthesizable, robust against switching noise, and has flexible resolution control, and a very low power ring oscillator-multiplexer based Digital PWM generation module (ring-MUX DPWM). The chip, which includes an output power stage rated for 400 mA, occupies 2 mm 2 active area in 0.25-µm CMOS. Very high efficiencies are achieved over a load range of 0.1 to 400 mA. Measured quiescent current in PFM mode is 4 µA.
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II. ARCHITECTURE AND VOLTAGE COMPATIBILITY

A. PWM Mode
The PWM mode runs the converter in continuous conduc- The DPWM converts the duty ratio command into a PWM signal that controls the high side and the low side switches.
Subharmonic limit cycles may occur in a digitally controlled dc-dc converter because of the presence of two quantization operations, one in the ADC and one in the DPWM. Sufficient conditions to avoid subharmonic limit cycles are given in [1] . One step to avoid subharmonic limit cycles is the use a modulator (DPWM) that has higher resolution (smaller digital bin size) than that of the ADC. To meet this limit cycle avoidance condition, as well as the dc voltage precision specifications, the ADC quantization step size is designed to be 16 mV, and the DPWM step size is designed to be 5.4 mV. We note that this is one convenient design choice, but that substantially smaller step sizes can be readily implemented with the technology at hand.
A digital dither method that effectively reduces the DPWM hardware requirement, while keeping the same output resolution is employed [1] . a 5-bit digital dither modulation process. The DPWM is implemented with a very low power ring oscillator-MUX structure reported in [2] . The ring oscillator in the DPWM runs at the switching frequency f s , and provides clock signals for the whole system. Thus, high modulation resolution is obtained without any high frequency clock. The digital dither modulation provides very fine scale resolution of an additional five bits, by modulating the pattern for the hardware LSB over a 32 clock cycle period [1] .
B. PFM Mode
The PFM mode runs the converter in discontinuous conduction mode with variable switching frequency and fixed on-time. Referring again to Fig. 1 
C. Voltage Compatibility and Internal Power Management
Small feature size processes with intrinsic low supply voltage are preferred to implement the digital circuit to achieve small die area, high speed and low power. A 0.25-µm CMOS process with highest allowable supply of 2.75 V is used to implement the IC. As mentioned in Section I, the battery in cellular phones supplies a voltage range between 5.5 V and 2.8 V. Thus, the circuit cannot run directly from the battery, and internal power management is introduced to ensure voltage compatibility.
As shown in Fig. 3 , a cascode structure is used to protect the power train switches from high input voltage. I ctr is the equivalent dc current drawn by the controller.
An intermediate voltage
With the internal power management scheme, the overall current consumption reduces to I n +I ctr . The dc bias current in the class B internal regulator is more than two orders of magnitude lower than I ctr alone and is thus neglected.
Therefore, a current savings of I p is achieved in PWM mode by using the internal power management scheme.
III. RING-OSCILLATOR ADC
In PWM mode, since V o is regulated to be in the vicinity of V ref , an ADC that can handle a rail-to-rail input is Therefore, an averaging ADC that is insensitive to switching noise and has a windowed quantization range is desirable. Synthesizable ADC's based on VCO or delay-line structures have been reported [5] , [6] . In this work, we develop an averaging windowed ring-ADC which is nearly entirely Since there is uncertainty in the initial and ending phase, instead of looking at one output per ring, all the M taps on each ring oscillator are observed for frequency information. It can be shown that, ignoring quantization error and assuming good linearity in the input differential pair, C e is given by
where M is the number of taps on each ring, k 1 is the ring oscillator frequency sensitivity function to bias current, g m is the transconductance of the input differential pair, and T ADC is the ADC sampling period, which equals the switching period T s of the converter. Finally, digitized error voltage 
IV. RING-MUX DPWM
One method to digitally create PWM signals is with a fastclocked counter-comparator scheme [7] . Such a design takes reasonable die area but the power consumption reported is on the order of mW's because of the high clock frequency in the counters [8] . A tapped delay line scheme is proposed in [9] . Power is significantly reduced with respect to the fastcounter-comparator scheme since the fast clock is replaced by a delay line which runs at the switching frequency of the converter. A combined delay-line-counter structure is reported in [5] , [10] , aiming to make a compromise between area and power. A square wave propagates along the ring. When the rising edge reaches tap X 0 in the ring, the rising edge of the PWM signal is generated. The falling edge of this PWM signal is generated when the rising edge of the propagating square wave reaches a specified tap in the ring. The MUX is used to specify the tap in accord with the commanded duty cycle. 
V. EXPERIMENTAL RESULTS
The complete dual-mode digitally-controlled buck converter IC is implemented in a 0.25-µm CMOS process. The die photo of the chip is shown in Fig. 7 . The total chip area is 4 mm 2 , out of which 2 mm 2 is the active area. The required pin count for the buck converter IC is 10, and all the other pins are for test purposes. Table I 
